

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS P O Box 1450 Alexandria, Virgiria 22313-1450 www.uspoi.cov

PAPER

03/07/2008

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/939,232	08/24/2001	William Joseph Armstrong	IBM / 182	4082
26517 7590 03/07/2008 WOOD, HERRON & EVANS, L.L.P. (IBM) 2700 CAREW TOWER			EXAM	IINER
			PROCTOR, JASON SCOTT	
441 VINE STE CINCINNATI			ART UNIT	PAPER NUMBER
			2123	
			MAIL DATE	DELIVERY MODE

### Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

1	UNITED STATES PATENT AND TRADEMARK OFFICE
2	
3	
4 5	BEFORE THE BOARD OF PATENT APPEALS
	AND INTERFERENCES
6	
7	
8	Ex parte WILLIAM JOSEPH ARMSTRONG, CHRIS FRANCOIS,
9	and NARESH NAYAR
10	
11	1 2007 2252
12	Appeal 2007-3352
13	Application 09/939,232
14	Technology Center 2100
15 16	
17	Decided: March 7, 2008
18	Decided. March 7, 2008
19	<del></del>
20	
21	Before LANCE LEONARD BARRY, HOWARD B. BLANKENSHIP, and
22	CAROLYN D. THOMAS, Administrative Patent Judges.
23	Crittobirto, manustrative rate a stages.
	THOMAS CONTRACTOR OF THE
24	THOMAS, C., Administrative Patent Judge.
25	
26	DECISION ON APPEAL
20	DECISION ON APPEAL

1	I. STATEMENT OF THE CASE
2	Appellants appeal under 35 U.S.C. § 134 from a Final Rejection
3	of claims 1-19 and 21 entered February 15, 2006. We have jurisdiction
4	under 35 U.S.C. § 6(b).
5	We reverse.
6	A. INVENTION
7	Appellants invented a method, an apparatus, and a program product
8	for coordinating the distribution of central processing units (CPUs) among
9	logically-partitioned virtual processors. (Spec., Abstract.)
10	
11	B. ILLUSTRATIVE CLAIM
12	The appeal contains claims 1-19, and 21. Claims 1, 11, and 19 are
13	independent claims. As best representative of the disclosed and claimed
14	invention, claim 1 is reproduced below:
15 16 17 18 19 20 21	<ol> <li>A method for yielding a virtual processor within a logically partitioned data processing system, wherein the system supports a plurality of partitions, a first of which includes a plurality of virtual processors used to schedule threads and that share at least one CPU, and wherein the system further includes a hypervisor configured to assign and dispatch the CPU to the plurality of virtual processors, the method comprising:</li> </ol>
22 23 24 25 26	requesting with a yielding virtual processor a yield of the CPU upon which the virtual processor is executing, including designating a target virtual processor from among the plurality of virtual processors; and  switching-in the target virtual processor for execution by
20	switching-in the target virtual processor for execution by

the CPU in response to the requested yield.

1	C. REFERENCES				
2	The references	relied upon by the Exa	miner in rejecting the claims on		
3	appeal are as follows				
4	Greene	US 5,404,563	Apr. 4, 1995		
5 6	Bitar	US 5,872,963	Feb. 16, 1999		
7 8 9 10 11			Galvin, <i>Operating System</i> on, 74-75 (1999) (hereinafter		
12		D. REJECTIO	N		
13	The Examiner	entered a Final Rejection	on on February 15, 2006 with		
14	the following rejection	n, which is before us fo	or review:		
15	Claims 1-19, a	nd 21 are rejected unde	r 35 U.S.C. § 103(a) as obvious		
16	over Greene, Bitar an	d Silberschatz.			
17					
17 18		II. PROSECUTION F	HISTORY		
	Appellants app		HISTORY ejection and filed an Appeal		
18		ealed from the Final Re			

21

22

23

2 Whether Appellants have shown that the Examiner erred in rejecting 3 claims 1-19 and 21 as obvious over the combination of Greene. Bitar and 4 Silberschatz. 5 6 IV. FINDINGS OF FACT 7 The following findings of fact (FF) are supported by a preponderance 8 of the evidence. 9 Bitar 10 1. Bitar discloses that "[t]he architecture is typically implemented by 11 building a user-level scheduler that manages the switching of the user-level threads onto the kernel-level threads. A kernel scheduler is then responsible 12 13 for scheduling the virtual processor onto physical processors." (Col. 4. 14 11. 34-39.) 15 2. Bitar discloses that "[a] virtual processor may be a process...a 16 kernel thread. . . . or some other abstraction." (Col. 1, Il. 34-36.) 17 3. Bitar discloses that "[t]he operating system will provide a unit of 18 scheduling, a virtual processor, to which a user-level thread will be mapped. 19 . . . This virtual processor will in turn be mapped to a physical processor by 20 the operating system scheduler. Conceptually, it is useful to distinguish the

III. ISSUE

4. Bitar discloses that "[w]hile the kernel maintains its traditional

user-level thread from the virtual processor." (Col. 1, 11, 27-32.)

processors." (Col. 4, 11, 56-59.)

1

2

22

23

3 V. PRINCIPLES OF LAW 4 5 Appellants have the burden on appeal to the Board to demonstrate 6 error in the Examiner's position. See In re Kahn, 441 F.3d 977, 985-86 7 (Fed. Cir. 2006) ("On appeal to the Board, an applicant can overcome a 8 rejection [under § 103] by showing insufficient evidence of prima facie 9 obviousness or by rebutting the prima facie case with evidence of secondary 10 indicia of nonobviousness.") (quoting In re Rouffet, 149 F.3d 1350, 1355 11 (Fed. Cir. 1998)). 12 13 VI. ANALYSIS 14 Common Feature In All Claims 15 Our representative claim, claim 1, recites, inter alia, "requesting with 16 a vielding virtual processor a vield of the CPU . . . including designating a target virtual processor. . .; and switching-in the target virtual processor for 17 execution by the CPU." Independent claims 11 and 19 recite similar 18 19 limitations. Thus, the scope of each of the independent claims includes a 20 request for a yield of the CPU, wherein the request designates a target virtual 21 processor and reassigning control of the CPU from the yielding virtual

threads library now has to schedule user-level threads onto virtual

processor to the target virtual processor.

1 2 "Our analysis begins with construing the claim limitations at issue." 3 Ex Parte Filatov, No. 2006-1160, 2007 WL 1317144, at \*2 (BPAI 2007). 4 Claims are given their broadest reasonable construction "in light of the 5 specification as it would be interpreted by one of ordinary skill in the art." In re Am. Acad. of Sci. Tech. Ctr., 367 F.3d 1359, 1364 (Fed. Cir. 2004). 6 7 The Examiner found that "Appellants' specification defines a virtual processor as a logical thread of execution." (Ans. 9). The Examiner further 8 9 found that "[t]he Bitar reference defines a virtual processor as equivalent to 10 a kernel thread." Id. As a result, the Examiner concluded that "a virtual 11 processor is a thread." Id. We disagree with this conclusion. 12 Initially, we find that the Specification actually discloses that "virtual 13 processors act as logical threads of execution for a host partition. As such, 14 the virtual processors can separately execute instructions, while sharing 15 resources." (Emphasis added) (Spec., 2, ll. 15-17.) 16 In other words, while the Specification identifies a similarity between a "virtual processor" and "threads of execution", we find that the 17 18 Specification does not expressly define a virtual processor as a logical thread 19 of execution but instead identifies similar functions that can be performed by 20 both "threads" and "virtual processors", i.e., separately executing 21 instructions while sharing resources. Thus, contrary to the Examiner's 22 findings, we find that the Appellants have not limited a virtual processor to 23 merely being a thread of execution.

The Board's Claim Construction

2.2

In addition, we find that Bitar shows varying definition for threads by identifying at least two types of threads, i.e., user-level threads and kernel-level threads (FF 1). Thus, while Bitar equates a "virtual processor" with a "kernel-level thread" (FF 2), Bitar also distinguishes a "virtual processor" from "user-level threads" (FF 3). Bitar further discloses that user-level threads are scheduled onto virtual processors (FF 4), implying that virtual processor are used to execute/run threads, specifically user-level threads.

As such, as disclosed by Bitar, while a virtual processor can be seen as a kernel-level thread, a virtual processor cannot reasonably be identified as a "thread" in and of itself without some type of qualifying identifier because threads are of various types. Greene and Silberschatz provide no additional clarification between threads and virtual processors.

Therefore, we disagree with the Examiner's broad conclusion that a virtual processor is a generic thread.

16 35 U.S.C. § 103(a): Claims 1-19 and 21

"Having determined what subject matter is being claimed, the next inquiry is whether the subject matter would have been obvious." *Ex Parte Massingill*, No. 2003-0506, 2004 WL 1646421, at \*3 (BPAI 2004). The question of obviousness is "based on underlying factual determinations including . . . what th[e] prior art teaches explicitly and inherently . . . ." *In re Zurko*, 258 F.3d 1379, 1383 (Fed. Cir. 2001) (citing *Graham v. John Deere Co.*, 383 U.S. 1, 17-18 (1966); *In re Dembiczak*, 175 F.3d 994, 998

- 1 (Fed. Cir. 1999); In re Napier, 55 F.3d 610, 613 (Fed. Cir. 1995)). "In
- 2 rejecting claims under 35 U.S.C. § 103, the examiner bears the initial burden
- 3 of presenting a prima facie case of obviousness." In re Rijckaert, 9 F.3d
- 4 1531, 1532 (Fed. Cir. 1993) (citing *In re Oetiker*, 977 F.2d 1443, 1445 (Fed.
- 5 Cir. 1992)). "'A prima facie case of obviousness is established when the
- 6 teachings from the prior art itself would appear to have suggested the
- 7 claimed subject matter to a person of ordinary skill in the art." In re Bell,
- 8 991 F.2d 781, 783 (Fed. Cir. 1993) (quoting *In re Rinehart*, 531 F.2d 1048,
- 9 1051 (CCPA 1976)).
- The Examiner found that there is a distinction between user-level
- 11 threads and a kernel thread (Ans. 9). The Examiner continues by finding
- 12 that Bitar teaches that threads which have finished their work can transfer
- 13 control of their processors to the preempted threads, thus resuming the
- 14 preempted thread (Ans. 4).
- 15 Appellants contend that "[t]he objective of *Bitar* is to achieve
- 16 switching between user threads without involving the scheduling of virtual
- 17 processors (col. 5, lines 31-33 and lines 55-58).  $\it Bitar$  teaches away from
- 18 using a virtual processor, or kernel, and associated scheduling during thread
- 19 switching for efficiency reasons (col. 5, lines 14-18, 31-38, 55-58 and
- 20 col. 12, line 24)." (Suppl. Br. 8-9.) Appellants further contend that the
- 21 "Examiner's attempt to expand Bitar's definition of execution entities to
- 22 include virtual processors is improper and contrary to the plain text of
- 23 Bitar." (Suppl. Br. 9.) We agree.

1

2

3

4

5

6

7

8

9

10

11 12

13 14

15

16

17

18

19

2.0

21

22.

23

24

query the preempted bit vector to determine that the other threads working on the loop have been preempted; if so, the threads which have finished work can transfer control of their respective processors to the preempted threads, thus resuming them. In one embodiment, the transfer of processor is accomplished in the nanothreads model by a resume interface and requires no kernel intervention. (Col. 11, Il. 1-10.) In other words, Bitar contemplates transferring a processor from one thread to another thread without the assistance of the kernel. Thus, while Bitar discloses a thread switching process using a resume interface, given our distinction supra regarding threads and virtual processors, we find that the Examiner's reliance on Bitar's thread-switching teachings has failed to establish that Bitar's thread-switching process is equivalent to a virtual processor requesting yield of a CPU, including designating a target virtual processor and switching-in the target virtual processor for execution by the CPU, as set forth in the present invention. The Examiner has also failed to establish that Greene and Silberschatz disclose the above noted features. Therefore, we will not sustain and will instead reverse the Examiner's rejection under 35 U.S.C. § 103 for the same reasons as set forth above.

Bitar discloses at column 11, lines 1-10 the following:

In a nanothreaded model formed according to the present invention,

instead of spinning, the threads that have completed their work can

1	VII. CONCLUSIONS
2	We conclude that Appellants have shown that the Examiner erred in
3	rejecting claims 1-19 and 21.
4	VIII. DECISION
5	In view of the foregoing discussion, we reverse the Examiner's
6	rejection of claims 1-19 and 21.
7	
8	REVERSED
9 10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	rwk
21	
22	
23	
24	
25	WOOD, HERRON & EVANS, L.L.P. (IBM)
26	2700 CAREW TOWER
27	441 VINE STREET
28	CINCINNATI OH 45202
29	
30	